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Wafer warpage is common in microelectronics processing. There are two major 
stress factors that account for wafer warpage or bow during its processing: (1) 
Stress from mechanical processing of the wafer surface; (2) Stress from heating. 
Warped wafers can affect device performance, reliability and line width control in 
various processing steps. In the exposure step a warped wafer results in a non-
uniform gap between the wafer and mask for a contact aligner and different 
depth-of-focus at different parts of the wafer for a projection exposure system. 
Warpage may cause the patterning out of design thus makes the electronic 
elements fail in test.  
There are quite a few ways used to test the wafer warpage in industry or 
laboratory. Current techniques of measuring wafer warpage are mainly based on 
optical analysis for example Shadow Moiré and pneumatic-electro-mechanical 
technique. These techniques are off-line methods where the wafer has to be 
removed from the processing equipment and placed in the metrology tool, which 
increase processing steps, time and cost. The author proposes in this thesis an in-
situ fault detection technique for wafer warpage in lithography. In soft baking 
process of lithography the measurement of bakeplate temperature are running 
continuously, and physical analysis shows that the warpage of wafer determines 
the curve of temperature. By constantly monitoring the baking temperature it is 
able to detect the defective wafer quickly, but with minimal computational power 
and few false indications.  
 ii
This thesis thoroughly analyzes the soft baking process of lithography and builds 
an accurate model based on the heat transfer equations.  A Feedforward control 
strategy is applied to achieve a steady baking temperature. The optimal 
Feedforward control signal is found out by Linear programming method. In 
implementation the signal is truncated with boundaries of input. Simulation shows 
that the use of advanced process control resulted in a very small temperature 
disturbance given a flat wafer. With a warped wafer the baking temperature 
experiences a deviation from the set point. The value of deviation is an observable 
index of the warpage. The effectiveness of the Feedforward signal is 
demonstrated by experiment. Simulation and experiment also show that the 
baking temperature is sensitive to the wafer warpage, which makes the fault 
detection method feasible. The more the wafer warps, the more the temperature 
fluctuates. In industry a standard approach to fault detection is to define a 
threshold based on manufacturing requirements and any violation of the threshold 
is considered a fault. The experiment is repeated for 9 times and the comparison 








Table of Contents 
Acknowledgements ---------------------------------------------------------------------------------i 
Summary---------------------------------------------------------------------------------------------ii 
Table of Contents-----------------------------------------------------------------------------------iv 
Nomenclature---------------------------------------------------------------------------------------vi 
List of figures--------------------------------------------------------------------------------------viii 
List of Tables---------------------------------------------------------------------------------------ix 
 
Chapter 1 Introduction-----------------------------------------------------------------------------1 
1.1 Motivation -----------------------------------------------------------------------------------1 
1.2 Background and Contribution -------------------------------------------------------------8 
1.3 Scope ----------------------------------------------------------------------------------------11 
1.4 Conclusion ----------------------------------------------------------------------------------12 
 
Chapter 2 Thermal Modeling -------------------------------------------------------------------13 
2.1 Introduction ---------------------------------------------------------------------------------13 
2.2 Modeling ------------------------------------------------------------------------------------15 
2.3 Conclusion ----------------------------------------------------------------------------------23 
 
Chapter 3 Temperature Control------------------------------------------------------------------24 
3.1 Introduction ---------------------------------------------------------------------------------24 
3.2 Linear Programming -----------------------------------------------------------------------26 
3.3 Conclusion -----------------------------------------------------------------------------------31 
 iv
 Chapter 4 Experiment -----------------------------------------------------------------------------32 
4.1 Parameters and Transfer Functions--------------------------------------------------------32 
4.2 Results and Discussion ---------------------------------------------------------------------35 
4.3 Conclusion -----------------------------------------------------------------------------------41 
 
Chapter 5 Conclusion------------------------------------------------------------------------------42 
 
Appendix A------------------------------------------------------------------------------------------44 
























PA  surface area of the side of bake plate 
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aK  Thermal conductivity of air 
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lpp Bakeplate proximity pin length 
wm  Mass of wafer 
p(t) Heater power 
aR  Heat transfer resistance of air gap 
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Chapter 1 Introduction 
1.1 Motivation 
Wafer warpage is common in microelectronics processing. Over-warped 
wafers are not acceptable in industry because they cause the final semiconductor 
products to have serious defects.  
Warpage can affect device performance, reliability and linewidth or Critical 
Dimension (CD) control in various lithographic patterning steps. Figure 1.2 shows 
a typical lithography sequence [19]. Warpage is one challenge that marking system 
must cope with. Figure 1.1 illustrates the process of marking. The marking system 
is the core of lithography equipments. It is in the marking system that the pattern is 
copied from mask to the wafer surface precisely.  
 
Figure 1.1 Marking Process 
Typically, as silicon wafers get thinner and larger, gravity pulls down the 
center of the silicon wafer. This is a serious problem for laser marking. In the 
exposure step a warped wafer results in a non-uniform gap between wafer and 
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mask for a contact aligner and different depth-of-focus at different parts of the 
wafer for a projection exposure system. The significance of having a wafer of 
minimal warpage is that it makes possible the reduction of the depth-of-focus to 
achieve a higher pattern resolution [19]. Warpage may cause the patterning out of 
design thus makes the electronic elements fail in test. Because of wafer warpage, 
wafer cracking may happen during the photo-lithography process using the 
conventional contact-type mask aligner [15]. 
Warped wafers also affect the various baking steps in the lithography sequence 
[24] shown in Figure 1.2. Warpage can result in a non-uniform wafer temperature 
distribution across the wafer. Simulation results show that warpage of less than 
50µm can lead to a temperature variation of 1ºC at temperatures between 70ºC and 
150ºC.  
 
Figure 1.2 Typical steps in the lithography sequence. 
Wafer warpage can lead to a high level of stress and generation of defects in 
dielectric films, degrading device performance of the final IC products. 
Warped wafers also result in different processing conditions in other 
processing steps such as Rapid Thermal Processing [19]. Warpage becomes more 
problematic for larger wafers and the maximum allowable warpage for a 300 mm 
wafer is 100 µm from centre to edge [11].  
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Wafer bow and warp have been shown to generate downstream problems to 
photolithography, Chemical Mechanical Polishing and backgrinding [13]. Even 
modest wafer warpage can cause substantial spatial variability in the temperature 
profile during transients, which will lead to strain accumulation and crack or de-
lamination during dicing and the low temperature storage process. Warpage may 
also impact the repeatability of the production. Chucking problems may be due to 
wafer warpage. Wafer transport is affected by sag compounded by wafer warpage 
from previous processes. 
In the process of semiconductor manufacturing, most of the stages experience 
the temperature changing, and some even have the rapid heating and cooling 
within seconds which result in the temperature difference above several hundred 
degrees Celsius [5]. The laminated structure of wafer always leads to different 
physical properties of the substrate and the sandwich film; as a result warpage may 
be induced by sharp temperature variance. The warpage is increased by the effect 
of gravity during the loading of the wafer into the wafer boat. The main cause is 
typically the lack of support provided to the thin wafer where the side wing width 
is only 3 mm. As a result, a warped wafer cannot be placed into a conventional 
wafer boat. 
There are a few stress factors that account for wafer warpage or bow during its 
processing [6]: 
(1) Stress from mechanical processing of the wafer surface e.g. Chemical 
Mechanical Polishing or back grinding causes it to bend or fracture. Wafer warps 
sometimes due to the grinding surface damage. Wafer warpage up to a large 
amount can occur during wafer thinning. Stress induced during slicing and lapping  
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of wafers may also lead to warpage. 
(2) Stress from heating e.g. Rapid Thermal Processing causes the wafer to 
bend. The mismatch in the coefficient of thermal expansion among different layers 
on the silicon substrate induces some distortion on the wafer level. In oxidation 
process wafers are typically inserted and removed from the tube furnace during the 
soak period at a given rate (for example, 12" per min). Exceeding this rate can 
cause the wafer to warp.  Wafers are put in a furnace and heated to around 1200ºC 
and various pure gasses are pumped into the furnace. Usually the furnace is started 
at around half that value and rapidly increased over time because otherwise the 
thermal gradient across the width of the wafer may vary too sharply, causing it to 
warp or even break. In the doping process, the furnace temperature profile is of 
particular importance. A very steep temperature gradient normally occurs between 
the front of the flat zone and the mouth of the diffusion tube. If the carrier is 
rapidly pushed or pulled through this portion of the diffusion tube, a large 
temperature gradient will form across the radius of the sources. If this gradient is 
too high, the stresses it develops can warp the silicon wafer to a large amount or 
even break the wafer or the dopant source. 
Due to the problems that wafer warpage may induce, wafers that warp above 
the tolerable limitation should be identified as early as possible. They should be 
rejected without further processing so as to reduce the cost and increase the yield. 
Wafer level packaging, which saves a great amount of time in the manufacturing 
and reduces cost per chip by batch process, has stringent requirements regarding 
the flatness of the wafer as well as other new technologies like the System On 
Package. Some new complex device structures such as those in CMP (chemical 
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mechanical planarization) place stringent requirements on the starting wafer 
flatness (the front surface of the patterned wafer must be made flat to within tenths 
of a micron).  
There are quite a few ways used to test the wafer warpage in industry or 
laboratory. 
Current techniques of measuring wafer warpage are mainly based on optical 
analysis. Different measurement equipments are developed by a number of 
organizations. The techniques include pneumatic-electro-mechanical technique 
[4], capacitive measurement probe [18] and Shadow Moiré technique [26].  
Charles et al [1] developed a technique using a broadband white-light source to 
measure the warpage in microelectronics. The technique forms an interference                      
fringe pattern when observed through Charge Coupling Device camera. The fringe 
pattern is captured using a videocassette recorder and a digital frame grabber for 
storage, display and conversion into 3-D color plots. 
Tools based on capacitance gauges are widely used today for wafer geometry 
measurements. Capacitive Sensors are non-contact sensors that use an electric field 
to measure or gauge geometry of a conductive target with wide bandwidth, 
accuracy and resolution to nanometers or micro inches. It's also able to measure 
nonconductors in many applications. A Capacitive Sensor is a combination of a 
probe and driver electronics.  
Currently, the most commonly used method of wafer measurement is the 
Shadow Moiré technique, which employs a pair of capacitive measuring probes 
which sample points on the surface of a rotating wafer to obtain the contours of 
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surface. Many sampling points on the surface are needed for more accurate 
measurements thus more time for the inspection are required. An alternative for 
full-field, whole-wafer measurement was developed using a laser light source and 
the modified Shadow Moiré technique [26]. This method is faster, especially when 
dealing with wafers with diameter larger than 200 mm (8"). 
All of the above are off-line methods where the wafer has to be removed from 
the processing equipment and placed in the metrology tool resulting in increased 
processing steps, time and cost. For example, the Shadow Moiré components 
require rearrangement of the process equipment if they are integrated on line. 
Otherwise the measurement have to be done off line. Both the light source and 
camera increase the initial expense and maintenance cost as well. 
In this thesis, the author proposes an in-situ fault detection technique for wafer 
warpage using available temperature measurements.  Detection of process faults in 
the shortest time possible is critical to minimize defective wafers and improve 
product yields for semiconductor manufacturing. There are two traditional ways to 
detect these faults. One method involves waiting for problems to arise with the 
end-of-the-line product. This method is slow and tedious and can lead to 
substantial losses in product. Alternatively, one can monitor wafer-state data 
collected after each manufacturing process step and look for faulty processing. For 
example the warpage can be measured by a stress gauge after Reactive Ion Etch 
process or may be detected in the alignment step when wafer contacted the 
camera. More recently there has been a move towards fault detection directly on 
line through monitoring of the process-state data. To enable the in-situ fault 
detection the system must have the ability to collect a large amount of data in real-
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time, which means the system of processing needs to be enhanced to support in-
situ performance monitoring. An in-situ system must constantly monitor for faults 
and any unexpected state changes must be detected very quickly, but with minimal 
computational power and few false indications. Fortunately, in soft baking process 
of lithography the measurement of bakeplate temperature is running continuously. 
At the same time the temperature data is well filtered and processed, hence it is 
both available and reliable. The more important thing is that the baking 
temperature varies directly with the warpage of a wafer, with either convex or 
concave areas on its surface. One important task of this thesis is to find the 
relationship between the measured temperature and the warpage.  
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1.2 Background and Contribution 
The relationship of bakeplate temperature and warpage is determined by the 
thermal physics of baking process. There are a number of low temperature thermal 
processing steps in the lithography sequence [21] as shown in Figure 1.2.  
Thermal processing of semiconductor wafers (after coating) is commonly 
performed by placement of the substrate on a heated bakeplate for a given period 
of time. The heated bakeplate is held at a constant temperature by a feedback 
controller that adjusts the heater power in response to a temperature sensor 
embedded in the bakeplate near the surface. The wafers are usually placed on 
proximity pins of the order of 100 to 200 µm high to create an air-gap so that the 
bakeplate will not contaminate the wafers. As wafers can warp up to 100 µm from 
centre to edge, the percentage change in the air-gap between the wafer and 
bakeplate can be substantial (see Figure 2.1) resulting in a non-insignificant 
variation in the bakeplate temperature. When a wafer at room temperature is 
placed on the bakeplate, the temperature of the bakeplate drops at first but recovers 
gradually because of closed-loop control [10] (discussed in the next chapter). 
Different air-gap sizes cause different magnitudes of temperature disturbances 
hence warpage can be detected from the temperature disturbances. Since bakeplate 
temperature measurements are already available, the proposed method can be 
implemented without increasing system complexity and equipment cost. 
However, in [10], the temperature disturbance used as the signal for warpage 
computation had a magnitude of more than a degree Celsius. This may not be 
implementable in practice as the temperature for some baking steps such as the 
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post-exposure bake has to be controlled to be within ±0.1°C [22]. For 
commercially available deep ultra violet resist, representative post-exposure bake 
latitude for Critical Dimension variation is about 5nm/ºC [22]. A number of recent 
investigations also showed the importance of proper bakeplate operation on line 
width or CD control [24], [7]–[9]. According to the International Technology 
Roadmap for Semiconductors [12], the post-exposure bake resist sensitivity to 
temperature will be more stringent for each new lithography generation. By the 
year 2010, the post exposure bake resist sensitivity is expected to be 1 nm/ºC, 
making temperature control even more critical. The lithography manufacturing 
process will continue to be a critical area in semiconductor manufacturing that 
limits the performance of microelectronics. Enabling advancements by 
computational control and signal processing methods are effective in reducing the 
enormous costs and complexities associated with the lithography sequence.  
In this thesis, advanced process control such as Feed Forward control [8] is 
applied to compensate the temperature drop and reduce it to a tenth of a degree 
Celsius. The new in-situ method to detect over-warped wafer in microlithography 
is also simulated and verified by experiments within this thesis.  
By investigation of the physical process, a first principle thermal model is built 
to identify the relationship between wafer warpage and the variance of baking 
temperature.  This relationship is compared with the result of experiments. From 
the thermal model an optimal Feed Forward control signal is also found to 
eliminate the disturbance. In implementation this signal is truncated by the input 
boundary of the heater. 
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Small temperature disturbance makes the method suitable for industrial 
implementation. Experiments show that the Feed Forward control method 
improved the uniformity of temperature by 10 times from that with only feedback 
control. In industrial practice there is always a limitation on the input power to the 
baking system, therefore the Feed Forward signal is confined within a high and a 
low boundary. The optimal computation method is applied to minimize the settling 
time and the baking temperature deviation. 
It is demonstrated that warpage can still be detected and more importantly, 
there is no loss in sensitivity in the detection algorithm even though the 
temperature disturbance that provided the signal for detecting warpage is small. 
Since bakeplate temperature measurements are already available, the proposed 
method can be implemented without increasing system complexity and equipment 
cost. 
Simulation and experiments show that the relationship between warpage and 
baking temperature is explicit and stable. The extreme value of temperature gives a 
noticeable indication to amount of warpage. For a variance of warpage about 
50µm the extreme temperature may have a difference more than 0.2ºC.  
Compared with the warpage detection methods like Shadow Moiré mentioned 
in section 1.1, the newly proposed method is much easier to implement but cost 
much less. The work required to do is building a thermal model for the soft-bake 
system. Some experiments need to be done so as to set the temperature threshold 
for the process. Although the precise warpage amount cannot be predicted, 
warpage fault wafers are able to be identified quickly by observation of the baking 
temperature curve. 
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1.3 Scope  
Chapter Two describes the mathematical modeling of the soft-baking system 
used in this project. The model in a specific industrial practice may be built 
similarly. 
Chapter Three explains the temperature control method. The optimal predictive 
control algorithm is provided and the control signal based on the thermal model in 
Chapter two is obtained. 
Chapter Four describes the experimental system and the results. The respective 















Warpage is a common problem in wafer-fab processes. Over-warped wafers 
should be found out as early as possible in industry because they bring serious 
defects to the final semiconductor products and cause some difficulties to the 
following process steps. There are different ways in semiconductor industries to 
measure the wafer warpage, in which the Shadow Moiré technique is widely 
applied. However, most of them are difficult to implement due to the extra process 
or equipment demand. An easy feasible way is proposed to detect over-warped 














Chapter 2 Thermal model 
2.1 Introduction 
In this Chapter, we present the model for the baking process which can be used 
to detect wafer warpage. For our purpose, a one-dimensional analysis will be used 
to characterize the dynamics of heat transfer for a silicon wafer at room 
temperature placed on a bakeplate maintained at a steady-state temperature. A 
similar model was derived in [10].  
However, radiation was neglected in [10]. In this thesis heat transfer through 
radiation is considered to give a more accurate model. 
 
Figure 2.1 Schematic Diagram of Baking Process 
The heat transfer of radiation is in the same order of magnitude as that of 
natural convection. In this thesis the characteristic temperature (at which the 






At this temperature [16], the heat loss by natural convection may then be 
calculated: 
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h is the heat transfer coefficient; l is the characteristic length; A is the surface 
area; Ra is the Rayleigh number; λ is heat conductivity of air; Nu is the Nusselt 
number; C is a constant. 














          
σ is the black body radiation constant; εp is the emissivity of steel plate.  
It is found that the heat loss through radiation of the plate is not negligible. 







A schematic of the system under consideration is shown in Figure 2.1 where 
2.1(a) shows the baking of a flat wafer and 2.1(b), the baking of a warped wafer. 
The system consists of 3 basic sections: the bakeplate, the air-gap and the silicon 
wafer. The wafer and the bakeplate were assumed to have the same diameter. The 
temperature distribution within each section is assumed at any instant to be 
sufficiently uniform such that it can be considered to be a function of time only i.e. 
“lumped” model approach. Radiative heat transfer between the bakeplate and 
ambient, and wafer and ambient are considered. Heat transfer between the 
bakeplate and wafer due to radiation can be neglected safely because the channel is 
less than 0.3mm, while the size of wafer is 200mm. The heat of radiation is mostly 
reflected so its effect can be ignored.  
The energy variance of wafer, , should be equal to the difference 






Ak − ), and the heat it dissipates 
through convection ( ) and  radiation (wwThA ( )( )44 ∞∞ −+σε TTTA www ). The plate 




Ak − ) and 
ambient (through convection: , through radiation:ppThA ( )( )44 ∞∞ −+ TTTA ppp σε ). 
The energy balance of the wafer and bakeplate are given by:  
( ) ( )( )44 ∞∞ −+−−−= TTTAThATTlAkTcm wwwwwwpa wawww σε&       (2.1)     
( ) ( )( )44)( ∞∞ −+−−−−= TTTAThATTlAktpTC pppppwpa wapp σε&                      (2.2) 
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Where for the 200 mm wafer and the given bakeplate: 
mass of wafer: g 3.55=wm
specific heat capacity of wafer: 73.0=wc KJ/KgK 
total heat capacity of bake plate: 750=PC J/K 
thermal conductivity of air: 012.0=aK W/mK 
natural convection coefficient: 10=h W/m2K 
emittance of wafer:  67.0=wε  
emittance of bakeplate:  65.0=pε   
Stefan-Boltzmann constant:  )K W/(m10 5.67  42-8×=σ
surface area of wafer: 0314.0=wA m2
surface area of the side of bake plate: 11.0=PA m2
wafer temperature above the ambient: Tw 
bakeplate temperature above the ambient: Tp 
ambient temperature:  ∞T
heater power: p(t) Watt 
nominal air-gap thickness: la micron  
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bakeplate proximity pin length: lpp micron 
Most thermo physical properties are temperature dependent. However, for the 
temperature range of interest from 15ºC to 150ºC, it is reasonable to assume that 
they remain fairly constant as given in the above. They can be obtained from 
handbooks [20], [16]. 
Figure 2.1 shows the nominal air-gap, la. Notice that for a flat wafer the 
nominal air-gap, la, is equal to the height of the bakeplate proximity pins, lpp. We 
next define wpλ as a measure of the degree of warpage where 
ppawp ll −=λ  
The 4T  dependence of radiant heat transfer complicates calculations. 
Equations (2.1) and (2.2) can be linearized as follows [16]. 
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Ak +−−=                                                          (2.3) 
Where , and is the mean of 34 mwwrw Th σε= mwT ∞+TTw and . In the baking 
process the average value  is observed as 353K (80ºC). Then we can find that 
the linearization introduces an error that is less than 4% to the radiation term 
(Figure 2.2).  This error is further reduced by adding the convection term, which 
contributes more to the heat loss. Therefore the simplification affects T
∞T
mwT
p very little 
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so that it is safe to use it.  
For plate: 




AktpTC ∞∞∞ +++−−−−= 2)( 22σε&  
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Aktp +−−−= )(                                                   (2.4) 
Where , and is the mean of 34 mpprp Th σε= mpT ∞+TTp and . Since T∞T p varies 
very little (2%) in the baking process (Figure 2.3), the simplification brings an 
error less than 1% to the radiation term in equation (2.4). Hence the difference 
between the models before and after linearization is negligible.  
Let  
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data 1: Results of ( )4∞+TTw - ;  Unit: K∞4T 4                                                                          
data 2: Linearized results of . Unit: KwmwTT 34
4
Figure 2.2 Comparison of Linearised and Unlinearised radiation terms in    
equation (2.3) on a typical baking process 
 
Equation (2.3) and (2.4) can now be expressed as 
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At steady state,  and Equations (2.6) and (2.7) give 0)()( =∞=∞ pw TT &&


















At the beginning of an experiment (t = 0), a wafer at ambient temperature 
(Tw(0) = 0) is placed on the bakeplate maintained at a particular steady-state 
temperature, TP(0). With a Feedback controller, the bakeplate temperature 
recovered after the baking process, i.e. )(∞PT  = TP (0) (Note in Figure 2.3). 
 
Figure 2.3 Typical variance of plate temperature in baking process 
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0)()0()0( =∞−= ppp TTθ  
Eliminating in Equations (2.8) and (2.9) gives )(swΘ










sBsP =Θ′  is the bakeplate temperature change due to the heat 
supplied by the heater to the bakeplate and D(s) denotes the temperature change 


























































=     (2.12) 
The block diagram is shown in Figure 2.4, where Gc(s) is the temperature 
controller. 
 




2.3 Conclusion  
The thermal model for the baking process is built for the estimation of 
wafer warpage. One-dimensional analysis is used to characterize the 
dynamics of heat transfer for a silicon wafer at room temperature placed on 
a bakeplate maintained at a steady-state temperature by the Feed Forward 
and Feedback signals. Radiation is considered in the mathematical model to 
make it more precise. To simplify the model, radiation terms are linearized. 













Chapter 3 Temperature Control 
3.1 Introduction 
We now develop the control strategy using linear programming to compensate 
for the load disturbance induced by the placement of the wafer at room 
temperature on the hot plate. This approach has been discussed elsewhere in the 
literature [8] and only the equations necessary for the computation in this thesis are 
given. 
From Equation (2.10), we note that the effect of the disturbance, D(s), on the 
temperature of the bakeplate, )(spΘ , can be eliminated if, 
0)()( =+Θ ′ sDsp  
In other words, the input energy flux resulting from the heater balances the 
output energy flux due to the cold substrate. This can be accomplished without 











sAsUsU ff −==                             (3.1) 
In practice, because of bounds placed on the achievable input power from the 
heater, the control signal is subjected to saturation within lower and upper bounds, 
for example U(t)=u∈[Umin, Umax]. In this case, 
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if the required input power is outside the achievable bounds. A simple 
implementation strategy would be to calculate the perfect control move as given 
by Equation (3.1), and then truncate at the boundaries.  















3.2 Linear Programming 
In this thesis, for our application we consider the optimal solution. To 
implement a practical solution, we discretize the problem in sampled data format, 
denoting the sampling indices as k ∈  {0, 1, ....}, and express the goal to minimize 
the maximum absolute error [2] as represented by the objective function    






θ                                                              (3.2) 
with the condition that the input is within prespecified limits and the desired 
output temperature remains equal to its initial steady-state condition over a time 
horizon N. 
This optimization problem can be solved computationally by the use of the 
models in Equations (2.10) through (2.12).  
Discretizing for computer implementation gives 
)()()( kdkk PP +′=θθ  









                                                (3.3) 
where q−1 is the backward shift operator (q−1y(k) = y(k − 1)) and 
n
nqaaaqA
−− +++= ...)( 101                                                (3.4) 
n
nqbbbqB
−− +++= ...)( 101                                                 (3.5) 
The order of the polynomials, n, has been assigned to be equal. 
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This discrete representation can also be expressed in a convolution model at 


















                                                             (3.6) 
Over a finite interval, N, the input and output signals can be represented as 
finite–dimensional vectors. The solution between the input and output vectors over 
the interval N can be expressed as a Toeplitz matrix, 































































The optimization problem of Equation (3.3) is equivalent to the following 



























  dynamic model 
                            upper control signal saturation maxUU ≤
                            lower control signal saturation minUU ≥
0)()( =+Θ ′ sDsp        ],...,[ Nnk f∈  
                                 disturbance to be eliminated from nf to N 
where 1I is a column vector with all I entries equal to one, )()()( kdkke P +′=θ , 
and D =[d(0) d(1) . . . d(N)]'. For vectors U and Umax, U ≤ Umax means every entry 
of U is less than or equal to the corresponding entry of Umax. The value of nf is 
chosen such that nf is feasible and nf−1 is not. nf is an integer and is reduced until 
the Linear program does not give a feasible solution. For instance if nf =16 does 
not give a feasible solution then 17 will be chosen. This value is then chosen as the 
minimum time for eliminating the disturbance.  
The detailed calculation is given in Appendix A. 
In this thesis parameter TP(0) = TP(∞) = 62ºC and Tw(0) = 0ºC. The thermal 
capacitance of the wafer is Cw = 40.4 J/K. Wafer heat loss resistance Rw = 2.3K/W, 
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can be computed directly from the handbook data [20]. The proximity pin of the 
plate is lpp = 165 µm, which gives Ra = 0.43 K/W. CP = 750 J/K and RP = 0.59 
K/W. Then the Feed Forward signal is obtained as the Dash-dotted line in Figure 
3.1 (and Figure 4.2) by Linear Programming.  The simulated θ'(k) and e(k), d(k) 
are also plotted in Figure 3.1. 
 
Time 
Dotted line: The magnitude of disturbance (-D); Asterisk line: The error output of θP; Solid 
line: Response of GP(s) to Uff (θ'P); Dash-dotted line: Feed Forward Power (Uff). 
Figure 3.1 Simulation Result by Saturated Feed Forward Signal  
Figure 3.1 shows that the error caused by disturbance is now improved to be 
within 0.15ºC. Comparing with the variance of θP without Feed Forward input in 
Figure 3.2, we can see that the stability of baking temperature is substantially 
improved. Figure 3.3 gives the simulation result of the Feed Forward signal 
without boundary. Theoretically the error is zero all through the process，while in 





Figure 3.2 Baking Temperature Deviation with Feedback control only 
 
Time(s) 
Solid Line: The error; Dotted Line: Un-saturated Feed Forward (FF) power; Dashed Line: 
Simulated output of FF; Dash-dotted Line: Disturbance 








Feedback control is not ideal for eliminating the baking temperature 
disturbance. Feed Forward control strategy is applied to compensate for the 
load disturbance induced by the placement of the wafer at room temperature 
on the hot plate. In practice there is always a boundary on the input power, 
so optimal control method is used to calculate the Feed Forward (FF) signal. 
Simulation shows that the magnitude of baking temperature (TP) variance is 
reduced 10× times with such a signal. Theoretically TP can be kept in steady 








Chapter 4 Experiment  
4.1 Setup and Transfer Functions 
Figure 4.1 gives the software implementation of the control strategy in Figure 2.4. 
The control signal and the output (baking temperature) are monitored with NI-
LabVIEW panel on a PC, all the external data (plate and wafer temperature, 
control signal) are communicating with the LabVIEW through a NI-DAQ card.  
 
Figure 4.1 LabVIEW program used in experiment 
The output voltage of the data acquisition system is 5.000V±2.5mV (after 
conditioning), and the output noise (0.1-10Hz) is only 4µV. The precision of RTD 
is 0.02ºC. The data is further filtered with LabVIEW software. Therefore the effect 
of measurement error is neglected. 
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The experiments are conducted at TP(0) = TP(∞) = 90ºC -28ºC = 62ºC and 
Tw(0) = 0ºC. The thermal capacitance of the wafer, Cw = 40.4 J/K, and wafer loss 
resistance, Rw = 2.3K/W, can be computed directly from the handbook data [16]. 
For the given bakeplate, the proximity pin lpp = 165 µm, CP = 750 J/K and RP = 
0.59 K/W are expected to be fixed and hence can be determined beforehand. For la 
= 165 µm (flat wafer), Equation (2.5) gives Ra = 0.43 K/W. Substituting all the 
parameters into Equation (2.11) and (2.12) gives the transfer functions of hot plate 









ssP                                     (4.1) 
Discretizing with 1 second sampling interval gives Equation (3.3) as 








Once the model for θP(k) is known, the optimal FeedForward control signal 
obtained from linear programming with the constraint −120 W ≤ u(k) ≤ 80 W ∀ k 
{0, 1, . . . , N} is computed as Figure 4.2 (Refer to Appendix A).  ∈

























 Figure 4.2 Feed Forward Control Signal 
 




4.2 Results and Discussion 
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)
All the parameters in the system block diagram of Figure 2.4 are known; 
is given in Figure 4.2. With the entire system of Figure 2.4, computer 
simulation (Simulink) can be run to give the output as shown in Figure 4.5. The 
maximum drop in temperature is -0.1ºC. By repeating the simulation for different 
values of l
(ku ff
a (which gives different values of Ra hence different transfer functions 
by equation (2.5), (2.11) and (2.12)), the maximum drop can be plotted against la 
as shown in Figure 4.6. 
 
Figure 4.4 Experimental Data 
 Figure 4.5 Temperature Disturbance Simulation 
 
Figure 4.6 Nominal Air-gap, la, versus Temperature Drop 
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 Square: run (b) flat wafer; Asterisk: run (c) warped wafer; Diamond: run (d) warped wafer 
Figure 4.7 λwp, Experimental runs for the 3 different conditions outlined in Table 4.1 
 
(a) the warped wafer (b) the equivalent flat wafer with air gap of la.  
Figure 4.8 Warpage profile 
The temperature disturbance with Feedback control only is given in 
experiment (a) of Figure 4.4. Temperature drop is about -1ºC. The temperature 
disturbance with Feedback and Feedforward control is given in Experiment (b). 
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The temperature drop is about -0.1ºC, which agrees well with the simulation result 
in Figure 4.5. Notice a 10× reduction in the magnitude of the temperature 
disturbance is achieved when Feedforward control is used. In contrast the 
temperature disturbance in [10] like Experiment (a) is larger than −1ºC because 
Feedforward control is not applied making it less suitable for industrial 
implementation.  
Wafers with center-to-edge warpages of 55 µm and 110 µm are used for 
Experiments (c) and (d) respectively (Figure 4.8 gives the warpage shape). As 
shown in Figure 4.8, the baking process of a warped wafer is equivalent to the 
process of heating a flat wafer through a nominal air gap la. The results are given 
in Table 4.1. The deviation of bakeplate temperature are −0.2ºC and −0.38ºC 
respectively and the corresponding nominal air-gaps read from Figure 4.6 are la = 
149 µm and la = 118 µm. The average warpages are λwp = −16 µm and λwp = 
−47µm respectively. 




Wafer Warpage Maximum Temperature  
        Drop in θp(ºC) 
Nominal Air-Gap 
         la (µm) 
Average Warpage 
   λwp=la-lpp(µm) 
(b) 
 
flat -0.12 167 2 
(c) 
 
Warped (55 µm 
center-to-edge) 
 
-0.2 149 -16 
(d) 
 
Warped (110 µm 
center-to-edge) 
 
-0.38 118 -47 
 
Consider Experiment runs (b) and (d) in Table 4.1. The nominal air-gap, la, 
changes by about 50 µm from 167 µm to 118 µm while the temperature drop 
changes by more than 0.25ºC from −0.12ºC to −0.38ºC. In contrast, the sensitivity 
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in [10] for detecting la is lower i.e. 0.1ºC change in temperature for a 50 µm 
change in la. Hence, in this thesis, temperature is more sensitive to change in la, 
which is important for detecting warpage from temperature. The reason for the 
improvement of sensitivity is the use of Feedforward control signal. The 
Feedforward signal is computed based on a flat wafer, so when a warped wafer 
comes, the balance between disturbance and Feedforward power is disrupted. Thus 
the Feedforward power becomes an extra disturbance, which increases the 
fluctuation of Tp given a same PID controller.  
Since a flat wafer is used for Run (b), la is expected to be close to the length of 
the proximity pin, lpp; and the average warpage λwp = la − lpp = 2 µm. Note that λwp 
is the deviation of the nominal air gap from the proximity pin in a warped wafer 
(see Figure 4.8) and is a good measure of the extent of warpage. If the deviation is 
large, then warpage is large. A standard approach to fault detection is to define a 
threshold based on manufacturing requirements and any violation of the threshold 
is considered a fault. For instance if the maximum warpage allowed is 100µm, the 
threshold can be selected as 30~50µm. The optimal value could be determined by 
practical experience. A curve like Figure 4.6 can be obtained by physical analysis 
or by experimental identification. Once a Tp out of the range corresponding to 
la=lpp±(30~50µm) is observed, the wafer should be treated as over-warped. The 
method is able to detect wafers with regular warpage profile. The un-regular ones 
can be found out by setting the threshold to a relatively lower value. 
To verify the repeatability of the method 9 more experiments are conducted for 
run (b), (c) and (d) in Figure 4.4. The respective minimum θp is used to find 
corresponding nominal air gap through Figure 4.6. The average warpage in each 
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experiment is plotted in Figure 4.7, which shows that the statistical error of the 










Experiments demonstrated that it is possible to detect warpage fault from the 
extreme baking temperature. Baking temperature gives a clear indication of the 
warpage if other conditions are kept unchanged. The temperature drop with 
Feedback and FeedForward control is a 10 × reduction in the magnitude compared 
to that with only Feedback control. And in this situation temperature is more 
sensitive to the change of air gap (la) which is important for detecting warpage 
















Chapter 5 Conclusion 
The lithography manufacturing process will continue to be a critical area in 
semiconductor manufacturing that limits the performance of microelectronics. 
Enabling advancements by computational, control and signal processing methods 
are effective in reducing the enormous costs and complexities associated with the 
lithography sequence. In this thesis, advanced process control reduces temperature 
disturbance to about a tenth of a degree Celsius, which is a 10× increase of the 
processing stability from Feedback control only.  
It has been demonstrated that warpage can still be detected and more 
importantly, there is no loss in sensitivity in the detection strategy even though the 
temperature disturbance that provides the signal for detecting warpage is small. 
Experimental results show that baking temperature (Tp) is uniquely determined 
by average wafer warpage given a certain baking system, which agrees well with 
the thermal analysis. Conversely, the over-warped wafer can be identified by 
comparing the extreme baking temperature with the record of known air gap 
(critical value). Thus this method simplifies the process to distinguish wafers with 
a warpage out of requirement, even if it is not able to determine the amount of 
warpage because the warpage form is irregular. 
It has been proved by experiments that the method has a positive character of 
repeatability. The estimated warpage differences from case to case are small 
enough to be within the threshold.  
The method can be extended to the industrial environment from laboratory 
conditions. It is possible to find stable Tp curves with wafers warped to a certain 
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amount, given that the ambient conditions are fixed (and this is always the truth in 
practice). The Feed Forward signal to eliminate the disturbance by an un-warped 
wafer can be obtained with methods given in Chapter 3. Then the in-line observed 
data of Tp should be compared with the curves built by experiments. 
This thesis has demonstrated that it is possible to detect warpage fault from the 
minimum temperature. The accuracy is expected to be improved if more 
sophisticated estimation technique is used. For example, an extension is to 
consider area under the temperature curve instead of just the minimum point. Yet, 
an even more elaborate method is to fit the complete temperature trajectory of the 
bakeplate with the model in the least square sense. These more elaborate 
techniques can be investigated in future once the concept of relating temperature to 









From equation (2.10), (3.3) and (4.1) we can get the [a0 a1 a2] = [1 -1.9297 
0.9299] in equation (3.4) and [b0 b1 b2] = [0 0.0013 -0.0012] in equation (3.5). 
Then from equation (3.6), the value of cj can be computed.  
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Continue with the computation we can get the value of cj for j≤N = 100.  






















qB      
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The computation results of cj are given below: 
    [ 0.0000000 0.0013242 0.0013224 0.0013205 0.0013184
 0.0013163 0.0013141 0.0013118 0.0013095 0.001307
 0.0013045 0.0013019 0.0012993 0.0012966 0.0012939
 0.0012911 0.0012883 0.0012854 0.0012826 0.0012796
 0.0012767 0.0012737 0.0012707 0.0012677 0.0012646
 0.0012616 0.0012585 0.0012554 0.0012523 0.0012492
 0.0012461 0.001243 0.0012398 0.0012367 0.0012335
 0.0012304 0.0012272 0.0012241 0.0012209 0.0012177
 0.0012146 0.0012114 0.0012082 0.0012051 0.0012019
 0.0011988 0.0011956 0.0011924 0.0011893 0.0011861
 0.001183 0.0011799 0.0011767 0.0011736 0.0011705
 0.0011674 0.0011643 0.0011611 0.001158 0.001155
 0.0011519 0.0011488 0.0011457 0.0011426 0.0011396
 0.0011365 0.0011335 0.0011304 0.0011274 0.0011244
 0.0011213 0.0011183 0.0011153 0.0011123 0.0011093
 0.0011063 0.0011034 0.0011004 0.0010974 0.0010945
 0.0010915 0.0010886 0.0010856 0.0010827 0.0010798
 0.0010769 0.001074 0.0010711 0.0010682 0.0010653
 0.0010624 0.0010596 0.0010567 0.0010539 0.001051
 0.0010482 0.0010454 0.0010425 0.0010397 0.0010369  ]




















Then we get the value of –D used to calculate the Feed Forward signal:  
    [ 0.0000 0.08001 0.23249 0.37424 0.50598
 0.62839 0.74211 0.84772 0.94577 1.0368
 1.1212 1.1995 1.2721 1.3394 1.4017
 1.4594 1.5128 1.5621 1.6078 1.6499
 1.6888 1.7246 1.7576 1.7880 1.8159
 1.8415 1.8650 1.8865 1.9062 1.9241
 1.9405 1.9553 1.9687 1.9808 1.9917
 2.0015 2.0103 2.0180 2.0249 2.0309
 2.0361 2.0405 2.0443 2.0475 2.0500
 2.0520 2.0535 2.0545 2.0550 2.0552
 2.0549 2.0543 2.0534 2.0522 2.0506
 2.0488 2.0468 2.0445 2.0420 2.0393
 2.0365 2.0334 2.0302 2.0269 2.0234
 2.0198 2.0161 2.0122 2.0083 2.0043
 2.0002 1.9960 1.9917 1.9874 1.9830
 1.9786 1.9741 1.9696 1.9650 1.9604
 1.9558 1.9511 1.9464 1.9417 1.9369
 1.9321 1.9273 1.9225 1.9177 1.9129
 1.9080 1.9032 1.8983 1.8935 1.8886
 1.8837 1.8788 1.8740 1.8691 1.8642 ]′ 
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Now we get the matrix of Ψ and D, then with Matlab function “lp” we can 



















maxmin UUU ≤≤  with  80;120 maxmin =−= UU

















The calculation of transfer functions of B(s)/A(s) and D(s).  
For run (b) in Table 4.1, 
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